Product data sheet

TJA1057 High-speed CAN transceiver Rev. 8 — 10 September 2024



1 General description

The TJA1057 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJA1057 offers a feature set optimized for 12 V automotive applications, with significant improvements over first- and second-generation CAN transceivers from NXP, such as the TJA1050, and excellent electromagnetic compatibility (EMC) performance. The TJA1057 also displays ideal passive behavior to the CAN bus when the supply voltage is off.

Variants with a V_{IO} pin can be interfaced directly with microcontrollers with supply voltages from 3.3 V to 5 V.

The TJA1057 implements the CAN physical layer as defined in ISO 11898-2:2024 third edition and SAE J2284-1 to SAE J2284-5. The TJA1057T is specified for data rates up to 1 Mbit/s. Additional timing parameters defining loop delay symmetry are specified for the other variants. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s. The TJA1057B and TJA1057C feature shorter propagation delay, supporting larger network topologies.

These features make the TJA1057 an excellent choice for HS-CAN networks that only require basic CAN functionality.

2 Features and benefits

2.1 General

- Fully ISO 11898-2:2024, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant¹
- Optimized for use in 12 V automotive systems
- Low electromagnetic emission and high electromagnetic immunity, according to EMC standards IEC TS62228 and SAE J2962-2:2019²
- AEC-Q100 qualified
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- Shorter propagation delay on the TJA1057B and TJA1057C variants supports larger network topologies (see <u>Table 8</u>)
- Variants with a V_{IO} pin allow for direct interfacing with 3.3 V to 5 V microcontrollers. Variants without a V_{IO} pin can interface with 3.3 V and 5 V-supplied microcontrollers, provided the microcontroller I/Os are 5 V tolerant.



¹ Compliant with the exception of parameters V_CM(STEP) and V_CM(PP); intended as an indication of emission performance. Note that the device fullfills the EMC requirements, as evidenced through IBEE reports available on request.

² Verified by an external test house for TJA1057B/C.

• Both V_{IO} and non- V_{IO} variants are available in SO8 and leadless HVSON8 (3.0 mm × 3.0 mm) packages; HVSON8 with improved Automated Optical Inspection (AOI) capability.

2.2 Predictable and fail-safe behavior

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus (high-ohmic) when the supply voltage drops below the undervoltage threshold
- Transmit Data (TXD) dominant time-out function
- Internal biasing of TXD and S input pins

2.3 Protection

- High ESD handling capability on the bus pins (8 kV IEC and HBM)
- Bus pins protected against transients in automotive environments
- Undervoltage detection on pins V_{CC} and V_{IO}
- Thermally protected

2.4 TJA1057 CAN FD (applicable to all product variants except TJA1057T)

• Timing guaranteed for data rates up to 5 Mbit/s

3 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		4.5	-	5.5	V
V _{IO}	supply voltage on pin V _{IO}		2.91	-	5.5	V
V _{uvd(VCC)}	undervoltage detection voltage on pin V_{CC}		3.5	4	4.3	V
V _{uvd(VIO)}	undervoltage detection voltage on pin V_{IO}		2.1	-	2.8	V
I _{CC}	supply current	Silent mode	0.1	-	1.2	mA
		Normal mode; bus recessive	2	5	10	mA
		Normal mode; bus dominant	20	45	70	mA
I _{IO}	supply current on pin V _{IO}	Silent mode	-	3	16	μA
		Normal mode				
		recessive; V _{TXD} = V _{IO}	-	7	30	μA
		dominant; V _{TXD} = 0 V	-	110	320	μA
V _{ESD}	electrostatic discharge voltage	IEC 61000-4-2 at pins CANH and CANL	-8	-	+8	kV
V _{CANH}	voltage on pin CANH	limiting value according to IEC60134	-42	-	+42	V
V _{CANL}	voltage on pin CANL	limiting value according to IEC60134	-42	-	+42	V
T _{vj}	virtual junction temperature		-40	-	+150	°C

4 Ordering information

Table 2. Ordering information

Type number ^[1]	Package				
	Name	Description	Version		
TJA1057T TJA1057BT TJA1057CT TJA1057GT TJA1057GT/3	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1		
TJA1057BTK TJA1057CTK TJA1057GTK TJA1057GTK/3	HVSON8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 × 3 × 0.85 mm	SOT782-1		

5 Block diagram



Pinning information 6

6.1 Pinning



6.2 Pin description

Table 3. P	Table 3. Pin description						
Symbol	Pin	Type ^[1]	Description				
TXD	1	I	transmit data input				
GND ^[2]	2	G	ground				
V _{CC}	3	Р	supply voltage				
RXD	4	0	receive data output; reads out data from the bus lines				
n.c.	5	-	not connected in TJA1057T, TJA1057GT, TJA1057CT, TJA1057GTK and TJA1057CTK				
V _{IO}	5	Р	supply voltage for I/O level adapter in TJA1057GT(K)/3 and TJA1057BT(K)				
CANL	6	AIO	LOW-level CAN bus line				
CANH	7	AIO	HIGH-level CAN bus line				
S	8	I	Silent mode control input				

[1]

I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground. HVSON8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For [2] enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

7 Functional description

7.1 Operating modes

Table 4. Operating modes

The TJA1057 supports two operating modes, Normal and Silent. The operating mode is selected via pin S. See <u>Table 4</u> for a description of the operating modes under normal supply conditions.

Mode	Inputs		Outputs	Outputs			
	Pin S	Pin TXD	CAN driver	Pin RXD			
Normal	LOW	LOW	dominant	LOW			
		HIGH	recessive	LOW when bus dominant			
				HIGH when bus recessive			
Silent	HIGH	x ^[1]	biased to recessive	LOW when bus dominant			
				HIGH when bus recessive			

[1] 'x' = don't care.

7.1.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines, CANH and CANL (see <u>Figure 1</u> for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output on pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME.

7.1.2 Silent mode

A HIGH level on pin S selects Silent mode. The transmitter is disabled in Silent mode, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller disrupting all network communications.

7.2 Fail-safe features

7.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on this pin persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.

7.2.2 Internal biasing of TXD and S input pins

Pins TXD and S have internal pull-ups to V_{CC} (or V_{IO} in variants with a V_{IO} pin) to ensure a safe, defined state in case one or both of these pins are left floating. Pull-up currents flow in these pins in all states; both pins should be held HIGH in Silent mode to minimize supply current.

7.2.3 Undervoltage detection on pins V_{CC} and V_{IO} (TJA1057GT(K)/3 and TJA1057BT(K) variants)

If V_{CC} or V_{IO} drops below the undervoltage detection level, $V_{uvd(VCC)}/V_{uvd(VIO)}$, the transceiver switches off and disengages from the bus (zero load; bus pins floating) until the supply voltage has recovered. The output drivers are enabled once both V_{CC} and V_{IO} are again within their operating ranges and TXD has been reset to HIGH.

7.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, both output drivers are disabled. When the virtual junction temperature drops below $T_{j(sd)}$ again, the output drivers recover once TXD has been reset to HIGH (waiting for TXD to go HIGH prevents output driver oscillation due to small variations in temperature).

7.2.5 V_{IO} supply pin (TJA1057GT(K)/3 and TJA1057BT(K) variants)

Pin V_{IO} should be connected to the microcontroller supply voltage (see <u>Figure 5</u>). This will adjust the signal levels on pins TXD, RXD and S to the I/O levels of the microcontroller.

For versions of the TJA1057 without a V_{IO} pin, the V_{IO} input is internally connected to V_{CC} . The signal levels on pins TXD, RXD and S are set to levels compatible with 5 V microcontrollers. This allows the device to interface with both 3.3 V and 5 V-supplied microcontrollers, provided the microcontroller I/Os are 5 V tolerant.

Limiting values 8

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to ground.

Symbol	Parameter	Conditions	ľ	Min	Max	Unit
V _x	voltage on pin x ^[1]	on pins CANH, CANL	-	-42	+42	V
		on pins V_{CC} , V_{IO}	-	0.3	+7	V
		on any other pin	2] -	0.3	V _{IO} ^[3] + 0.3	V
V _(CANH-CANL)	voltage between pin CANH and pin CANL		-	-27	+27	V
V _{trt}	transient voltage	on pins CANH, CANL	4]			
		pulse 1	-	100	-	V
		pulse 2a	-	-	75	V
		pulse 3a	-	150	-	V
		pulse 3b	-	-	100	V
V _{ESD}	electrostatic discharge voltage	IEC 61000-4-2 (150 pF, 330 Ω discharge circuit)	5]			
		on pins CANH and CANL	-	-8	+8	kV
		SAE J2962-2:2019 (330 pF, 2kΩ) on pins CANH, CANL	6]			
		powered air discharge	-	-15	+15	kV
		powered contact discharge	-	-8	+8	kV
		Human Body Model (HBM)				
		on any pin	7] -	-4	+4	kV
		on pins CANH and CANL	8] -	-8	+8	kV
		Machine Model (MM); 200 pF, 0.75 μ H, 10 Ω	9]			
		on any pin	-	-200	+200	V
		Charged Device Model (CDM) [1	0]			
		on corner pins	-	750	+750	V
		on any other pin		-500	+500	V
T _{vj}	virtual junction temperature			-40	+150	°C
T _{stg}	storage temperature	[1	2] -	-55	+150	°C

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

[2] [3] [4] [5] Maximum Voltage should never exceed 7 v. $V_{IO} + 0.3 = V_{CC} + 0.3$ in the non- V_{IO} product variants. Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO 7637. Verified by an external test house according to IEC TS 62228, Section 4.3. Verified by an external test house according to ISO 10605 for TJA1057B/C.

- [6] [7] [8]

According to AEC-Q100-002.

According to AEC-Q100-003. According to AEC-Q100-011. [9]

[10]

TJA1057

Maximum voltage should never exceed 7 V.

Pins stressed to reference group containing all ground and supply pins, emulating the application circuits (Figure 4 and Figure 5). HBM pulse as specified in AEC-Q100-002 used.

- In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$, where $R_{th(vj-a)}$ is a fixed value to be used for the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}). T_{stg} in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2. [11]
- [12]

Thermal characteristics 9

Table 6. Thermal characteristics

Value determined for free convection conditions on a JEDEC 2S2P board.

Symbol	Parameter	Conditions ^[1]	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	SO8 package; in free air	94	K/W
		HVSON8 package; in free air	54	K/W
R _{th(j-c)}	thermal resistance from junction to case	HVSON8 package; in free air	16	K/W
Ψ_{j-top}	thermal characterization parameter from junction	SO8 package; in free air	13	K/W
	to top of package	HVSON8 package; in free air	6	K/W

According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 µm) [1] and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 µm).

Static characteristics 10

Table 7. Static characteristics

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.91 V to 5.5 $V_{c1}^{[1]}$; R_L = 60 Ω ; C_L = 100 pF unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supply; pi	n V _{CC}		1		I	1
V _{CC}	supply voltage		4.5	-	5.5	V
V _{uvd(VCC)}	undervoltage detection voltage on pin V_{CC}	[3]	3.5	4	4.3	V
I _{CC}	supply current	Silent mode; $V_{TXD} = V_{IO}^{[4]}$	0.1	-	1.2	mA
		Normal mode				
		recessive; $V_{TXD} = V_{IO}^{[4]}$	2	5	10	mA
		dominant; V _{TXD} = 0 V	20	45	70	mA
		dominant; short circuit on bus lines; $V_{TXD} = 0 V$; -3 V < (V _{CANH} = V _{CANL}) < +18 V	2	80	110	mA
I/O level ad	dapter supply; pin V _{IO^[1]}		1		- I	1
V _{IO}	supply voltage on pin V _{IO}		2.91	-	5.5	V
V _{uvd(VIO)}	undervoltage detection voltage on pin V _{IO}	[3]	2.1	-	2.8	V
I _{IO}	supply current on pin V _{IO}	Silent mode	-	3	16	μA
		Normal mode				
		recessive; $V_{TXD} = V_{IO}^{[4]}$	-	7	30	μA
		dominant; V _{TXD} = 0 V	-	110	320	μA
-						

Table 7. Static characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.91 V to 5.5 $V_{c1}^{[1]}$; R_L = 60 Ω ; C_L = 100 pF unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Silent mode	control input; pin S		-			
V _{IH}	HIGH-level input voltage		2	-	V _{IO} ^[4] + 0.3	V
V _{IL}	LOW-level input voltage		-0.3	-	0.8	V
I _{IH}	HIGH-level input current	$V_{\rm S} = V_{\rm IO}^{[4]}$	-1	-	+1	μA
IIL	LOW-level input current	V _S = 0 V	-15	-	-1	μA
CAN transm	nit data input; pin TXD			1		
V _{IH}	HIGH-level input voltage		2	-	V _{IO} ^[4] + 0.3	V
V _{IL}	LOW-level input voltage		-0.3	-	0.8	V
I _{IH}	HIGH-level input current	$V_{TXD} = V_{IO}^{[4]}$	-5	-	+5	μA
IIL	LOW-level input current	V _{TXD} = 0 V	-260	-	-30	μA
Ci	input capacitance	[5] -	5	10	pF
CAN receive	e data output; pin RXD			1		-
I _{OH}	HIGH-level output current	$V_{RXD} = V_{IO}^{[4]} - 0.4 V$	-9	-3	-1	mA
I _{OL}	LOW-level output current	V _{RXD} = 0.4 V; bus dominant	1	-	12	mA
Bus lines; p	ins CANH and CANL	1		1		_
V _{O(dom)}	dominant output voltage	$V_{TXD} = 0 V; t < t_{to(dom)TXD}$				
		pin CANH; R_L = 50 Ω to 65 Ω	2.75	3.5	4.5	V
		pin CANL; R_L = 50 Ω to 65 Ω	0.5	1.5	2.25	V
V _{dom(TX)} sym	transmitter dominant voltage symmetry	V _{dom(TX)sym} = V _{CC} - V _{CANH} - V _{CANL}	-400	-	+400	mV
V _{TXsym}	transmitter voltage symmetry	$V_{TXsym} = V_{CANH} + V_{CANL};$ $f_{TXD} = 250 \text{ kHz}, 1 \text{ MHz and } 2.5 \text{ MHz};$ $C_{SPLIT} = 4.7 \text{ nF}$ $[5]$	0.3 4 CC	-	1.1V _{CC}	V
V _{O(dif)}	differential output voltage	dominant; V _{TXD} = 0 V; t < t _{to(dom)TXD}				
		$R_L = 50 \Omega$ to 65 Ω	1.5	-	3	V
		R_L = 45 Ω to 70 Ω	1.4	-	3.3	V
		R _L = 2240 Ω	1.5	-	5	V
		recessive; $V_{TXD} = V_{IO}^{[4]}$; no load	-50	-	+50	mV
V _{O(rec)}	recessive output voltage	$V_{TXD} = V_{IO}^{[4]}$; no load	2	0.5V _{CC}	3	V
$V_{th(RX)dif}$	differential receiver threshold voltage	Normal/Silent mode; -12 V \leq V _{CANL} \leq +12 V; -12 V \leq V _{CANH} \leq +12 V	0.5	-	0.9	V
V _{rec(RX)}	receiver recessive voltage	Normal/Silent mode; [5 -12 V \leq V _{CANL} \leq +12 V; -12 V \leq V _{CANH} \leq +12 V] -4	-	0.5	V
V _{dom(RX)}	receiver dominant voltage	Normal/Silent mode; [5 -12 V \leq V _{CANL} \leq +12 V;	0.9	-	9.0	V

Table 7. Static characteristics...continued

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.91 V to 5.5 $V_{c1}^{[1]}$; R_L = 60 Ω ; C_L = 100 pF unless otherwise specified; all voltages are defined with respect to ground; positive currents flow into the IC.^[2]

Parameter	Conditions	Min	Тур	Max	Unit
	$-12 \text{ V} \le \text{V}_{\text{CANH}} \le +12 \text{ V}$				
differential receiver hysteresis voltage	Normal mode; -12 V \leq V _{CANL} \leq +12 V; -12 V v V _{CANH} \leq +12 V	50	-	300	mV
dominant short-circuit	V_{TXD} = 0 V; t < t _{to(dom)TXD} ; V _{CC} = 5 V				
output current	pin CANH; V _{CANH} = -15 V to +40 V	-100	-70	-	mA
	pin CANL; V_{CANL} = -15 V to +40 V	-	70	100	mA
recessive short-circuit output current	Normal mode; $V_{TXD} = V_{CC}$; $V_{CANH} = V_{CANL} = -27 V \text{ to } +32 V$	-5	-	+5	mA
leakage current	$V_{CC} = 0 V \text{ or}$ $V_{CC} = V_{IO} = \text{shorted to ground via}$ $47 \text{ k}\Omega; V_{CANH} = V_{CANL} = 5 V$	-5	-	+5	μA
input resistance	$\begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array} \tag{5}$	9	15	28	kΩ
input resistance deviation	$\begin{array}{l} 0 \ V \leq V_{CANL} \leq +5 \ V; \\ 0 \ V \leq V_{CANH} \leq +5 \ V \end{array} \tag{5}$	-3	-	+3	%
differential input resistance	$\begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array} \tag{5}$	19	30	52	kΩ
common-mode input capacitance	[5]	-	-	20	pF
differential input capacitance	[5]	-	-	10	pF
re detection					
shutdown junction temperature	[5]	-	185	-	°C
	differential receiver hysteresis voltage dominant short-circuit output current recessive short-circuit output current leakage current leakage current input resistance input resistance deviation differential input resistance common-mode input capacitance differential input capacitance shutdown junction	-12 V $\leq V_{CANH} \leq +12$ Vdifferential receiver hysteresis voltageNormal mode; $-12 V \leq V_{CANL} \leq +12$ V; $-12 V V_{CANH} \leq +12$ Vdominant short-circuit output current $V_{TXD} = 0$ V; t $< t_{to(dom)TXD}$; $V_{CC} = 5$ Vpin CANH; $V_{CANH} = -15$ V to $+40$ Vrecessive short-circuit output currentNormal mode; V_{TXD} = V_{CC}; V_{CANH} = -15 V to $+40$ Vleakage currentNormal mode; V_{TXD} = V_{CC}; V_{CANH} = V_{CANL} = -27 V to $+32$ Vleakage currentV_{CC} = 0 V or V_{CC} = 0 V or V_{CC} = V_{IO} = shorted to ground via 47 k Ω ; $V_{CANH} = V_{CANL} = 5$ Vinput resistance $-2 V \leq V_{CANL} \leq +7$ V; $-2 V \leq V_{CANH} \leq +7$ Vdifferential input resistance 0 V $\leq V_{CANL} \leq +5$ V; 0 V $\leq V_{CANH} \leq +7$ Vdifferential input resistance -2 V $\leq V_{CANH} \leq +7$ V; -2 V $\leq V_{CANH} \leq +7$ Vcommon-mode input capacitance -2 V $\leq V_{CANH} \leq +7$ V; -2 V $\leq V_{CANH} \leq +7$ Vdifferential input capacitance[5]shutdown junction[5]	$\begin{array}{ c c c c c }\hline & -12 \ V \le V_{CANH} \le +12 \ V & \\ \hline & \text{differential receiver} \\ \text{hysteresis voltage} & & \text{Normal mode;} & \\ -12 \ V \le V_{CANL} \le +12 \ V; & \\ -12 \ V \ V_{CANH} \le +12 \ V & \\ \hline & -12 \ V \ V_{CANH} \le +12 \ V & \\ \hline & -12 \ V \ V_{CANH} \le +12 \ V; & \\ -12 \ V \ V_{CANH} \le +12 \ V & \\ \hline & -12 \ V \ V_{CANH} \le +12 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = -15 \ V \ to +40 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = -15 \ V \ to +40 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = -15 \ V \ to +40 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = -15 \ V \ to +40 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = -27 \ V \ to +32 \ V & \\ \hline & & Pin \ CANH; \ V_{CANL} = -27 \ V \ to +32 \ V & \\ \hline & & Pin \ CANH \ V_{CANH} = V_{CANL} = -27 \ V \ to +32 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ Pin \ CANH; \ V_{CANH} = V_{CANL} = 5 \ V & \\ \hline & & Pin \ Pin $	Image: addition of the sector of the sect	-12 V ≤ V _{CANH} ≤ +12 V -12 V ≤ V _{CANH} ≤ +12 V differential receiver hysteresis voltage Normal mode; -12 V ≤ V _{CANL} ≤ +12 V; -12 V ∨ V _{CANH} ≤ +12 V 50 - 300 dominant short-circuit output current $V_{TXD} = 0 V$; t < t _{lo(dom)TXD} ; $V_{CC} = 5 V$ - - - pin CANH; $V_{CANH} = -15 V$ to +40 V - 70 100 - - recessive short-circuit output current Normal mode; $V_{TXD} = V_{CC}$; $V_{CANH} = -15 V$ to +40 V - 70 100 recessive short-circuit output current Normal mode; $V_{TXD} = V_{CC}$; $V_{CANH} = -27 V$ to +32 V -5 - +5 leakage current $V_{CC} = 0 V$ or $V_{CC} = 0 V$ or $V_{CC} = V_{IO} =$ shorted to ground via $47 k\Omega$; $V_{CANH} = V_{CANL} = 5 V$ -5 - +5 input resistance -2 V ≤ V_{CANL} ≤ +7 V; -2 V ≤ V_{CANL} ≤ +7 V; -2 V ≤ V_{CANH} ≤ +7 V 5 -3 - +3 differential input resistance -2 V ≤ V_{CANL} ≤ +5 V; -2 V ≤ V_{CANH} ≤ +7 V; -2 V ≤ V_{CANH} ≤ +7 V 5 - +3 differential input resistance -2 V ≤ V_{CANL} ≤ +7 V; -2 V ≤ V_{CANH} ≤ +7 V 5 - - 20 common-mode input capacitance -2 V ≤ V_{CANH} ≤ +7 V 5 - - </td

[1] Only the TJA1057GT(K)/3 and TJA1057BT(K) variants have a V_{IO} pin; all circuitry is connected to V_{CC} in the other variants..

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

[3] Undervoltage is detected between min and max values. Undervoltage is guaranteed to be detected below min value and guaranteed not to be detected above max value.

[4] $V_{IO} = V_{CC}$ in non-V_{IO} product variants.

[5] Not tested in production; guaranteed by design.

[6] The test circuit used to measure the bus output voltage symmetry (which includes C_{SPLIT}) is shown in Figure 7.

Dynamic characteristics 11

Table 8. Dynamic characteristics

 T_{vj} = -40 °C to +150 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.91 V to 5.5 $V_{c1}^{[1]}$; R_L = 60 Ω ; C_L = 100 pF unless specified otherwise; all voltages are defined with respect to ground.^[2]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transceiver ti	ming; pins CANH, CANL, TXD and RXD; se	ee <u>Figure 3</u> and <u>Figure 6</u>				
t _{d(TXD-busdom)}	delay time from TXD to bus dominant	TJA1057B/C; Normal mode ^[3]	-	62	90	ns
		other variants; Normal mode ^[3]	-	65	105	ns
t _{d(TXD-busrec)}	delay time from TXD to bus recessive	TJA1057B/C; Normal mode ^[3]	-	75	90	ns
		other variants; Normal mode ^[3]	-	90	105	ns
t _{d(busdom-RXD)}	delay time from bus dominant to RXD	TJA1057B/C; Normal mode ^[3]	-	60	100	ns
		other variants; Normal mode ^[3]	-	60	115	ns
t _{d(busrec-RXD)}	delay time from bus recessive to RXD	TJA1057B/C; Normal mode ^[3]	-	90	110	ns
		other variants; Normal mode [3]	-	65	135	ns
t _{d(TXDL-RXDL)}	delay time from TXD LOW to RXD LOW	TJA1057B/C; Normal mode	50	-	195	ns
		other variants; Normal mode	50	-	230	ns
		other variants; Normal mode; V _{CC} = 4.75 V to 5.25 V	50	-	210	ns
t _{d(TXDH-RXDH)}	delay time from TXD HIGH to RXD	TJA1057B/C; Normal mode	50	-	195	ns
	HIGH	other variants; Normal mode	50	-	230	ns
		other variants; Normal mode; V _{CC} = 4.75 V to 5.25 V	50	-	210	ns
CAN FD timin Figure 3 and <u>I</u>	g characteristics according to ISO 11898-2 Figure 6	:2024 parameter set B (t _{bit(TXD)} ≥ 200 ns, u	ip to 5	Mbit/s	s); see	
∆t _{bit(bus)}	transmitted recessive bit width deviation	$\Delta t_{bit(bus)} = t_{bit(bus)} - t_{bit(TXD)}$	-45	-	+10	ns
∆t _{bit(RXD)}	received recessive bit width deviation	$\Delta t_{bit(RXD)} = t_{bit(RXD)} - t_{bit(TXD)}$	-80	-	+20	ns
∆t _{rec}	receiver timing symmetry	$\Delta t_{rec} = t_{bit(RXD)} - t_{bit(bus)}$	-45	-	+15	ns
CAN FD timin Figure 3 and I	g characteristics according to ISO 11898-2 Figure 6	2024 parameter set A (t _{bit(TXD)} ≥ 500 ns, u	ip to 2	Mbit/s	s); see	
∆t _{bit(bus)}	transmitted recessive bit width deviation	$\Delta t_{bit(bus)} = t_{bit(bus)} - t_{bit(TXD)}$	-65	-	+30	ns
∆t _{bit(RXD)}	received recessive bit width deviation	$\Delta t_{bit(RXD)} = t_{bit(RXD)} - t_{bit(TXD)}$	-100	-	+50	ns
∆t _{rec}	receiver timing symmetry	$\Delta t_{rec} = t_{bit(RXD)} - t_{bit(bus)}$	-65	-	+40	ns
Dominant time	e-out time	·				
t _{to(dom)TXD}	TXD dominant time-out time	V _{TXD} = 0 V; Normal mode ^[4]	0.8	3	6.5	ms

Only the TJA1057GT(K)/3 and TJA1057BT(K) variants have a V_{IO} pin; the V_{IO} input is internally connected to V_{CC} in the other variants. All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the specified [1] [2]

temperature and power supply voltage range.

[3] Not tested in production; guaranteed by design.

[4] Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.

High-speed CAN transceiver



12 Application information

The minimum external circuitry needed with the TJA1057 is shown in <u>Figure 4</u> and <u>Figure 5</u>. See the Application Hints (<u>Section 12.2</u>) for further information about external components and PCB layout requirements.

12.1 Application diagrams



High-speed CAN transceiver



12.2 Application hints

Further information on the application of the TJA1057 can be found in NXP application hints *AH1308 Application Hints - Standalone high-speed CAN transceivers Mantis TJA1044/TJA1057 and Dual-Mantis TJA1046.*

13 Test information





13.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 Rev-G - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

14 Package outline



High-speed CAN transceiver



TJA1057 Product data sheet

15 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

16 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 10) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 9</u> and <u>Table 10</u>

Table 9. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)				
	olume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

Table 10. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow tem	Package reflow temperature (°C)					
	Volume (mm ³)	′olume (mm³)					
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 10.

High-speed CAN transceiver



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

17 Appendix: ISO 11898-2:2024 parameter cross-reference lists

ISO 11898-2:2024		NXP data sheet	
Parameter	Notation	Symbol	Parameter
HS-PMA maximum ratings of V_{CAN_H} , V_{CAN_L} a	nd V _{Diff}		
Maximum rating	V _{Diff}	V _(CANH-CANL)	voltage between pin CANH and pin CANL
General maximum rating	V _{CAN_H}	V _x	voltage on pin x
Optional: Extended maximum rating	V _{CAN_L}		
HS-PMA recessive output characteristics, bus	biasing active	/inactive	
Single ended output voltage on CAN_H	V _{CAN_H}	V _{O(rec)}	recessive output voltage
Single ended output voltage on CAN_L	V _{CAN_L}	-	
Differential output voltage	V _{Diff}	V _{O(dif)}	differential output voltage
HS-PMA dominant output characteristics			1
Single ended voltage on CAN_H	V _{CAN_H}	V _{O(dom)}	dominant output voltage
Single ended voltage on CAN_L	V _{CAN_L}	-	
Differential voltage on normal bus load	V _{Diff}	V _{O(dif)}	differential output voltage
Differential voltage on effective resistance during arbitration			
Optional: Differential voltage on extended bus load range			
Maximum HS-PMA driver output current		1	1
Absolute current on CAN_H	I _{CAN_H}	I _{O(sc)}	short-circuit output current
Absolute current on CAN_L	I _{CAN_L}		
HS-PMA static receiver input characteristics, b	ous biasing act	ive/inactive	
Recessive state differential input voltage range	V _{Diff}	V _{th(RX)dif}	differential receiver threshold voltage
Dominant state differential input voltage range		V _{rec(RX)}	receiver recessive voltage
		V _{dom(RX)}	receiver dominant voltage
HS-PMA receiver input resistance (matching)		1	1
Differential internal resistance	R _{DIFF_pas_rec}	R _{i(dif)}	differential input resistance
Single-ended internal resistance	R _{SE_pas_rec_H} R _{SE_pas_rec_L}	R _i	input resistance
Matching of internal resistance	m _R	ΔR _i	input resistance deviation
HS-PMA maximum leakage currents on CAN_I	Hand CAN_L, u	unpowered	1
Leakage current on CAN_H, CAN_L	I _{CAN_H} I _{CAN_L}	IL	leakage current
HS-PMA driver symmetry		1	
Driver symmetry	V _{sym_vcc}	V _{TXsym}	transmitter voltage symmetry
Optional HS-PMA transmit dominant time-out		1 -	1
Transmit dominant time-out	<i>t</i> _{dom}	t _{to(dom)TXD}	TXD dominant time-out time

High-speed CAN transceiver

Table 11. ISO 11898-2:2024 to NXP data sheet parameter conv ISO 11898-2:2024		NXP data sheet		
Parameter	Notation	Symbol	Parameter	
HS-PMA implementation loop delay requirement	its for parame	ter sets A, B a	and C	
Loop delay for parameter sets A and B	t _{Loop}	t _{d(TXDH-RXDH)}	delay time from TXD HIGH to RXD HIGH	
Loop delay for parameter set C		t _{d(TXDL-RXDL)}	delay time from TXD LOW to RXD LOW	
Propagation delay from TXD to CAN_H/CAN_L	tprop(TXD_BUS)	t _{d(TXD-busdom)}	delay time from TXD to bus dominant	
for parameter set C		t _{d(TXD-busrec)}	delay time from TXD to bus recessive	
Propagation delay from CAN_H/CAN_L to RXD	t _{prop(BUS_RXD)}	t _{d(busdom-RXD)}	delay time from bus dominent to RXD	
for parameter set C		t _{d(busrec-RXD)}	delay time from bus recessive to RXD	
HS-PMA implementation data signal timing requ	uirements for	parameter se	ts A, B and C	
Transmitted recessive bit width variation	$t_{\Delta Bit(Bus)}$	Δt _{bit(bus)}	transmitted recessive bit width deviation	
Received recessive bit width variation	$t_{\Delta Bit(RXD)}$	$\Delta t_{bit(RXD)}$	received recessive bit width deviation	
Receiver timing symmetry	$t_{\Delta REC}$	Δt_{rec}	receiver timing symmetry	
HS-PMA implementation SIC timing and impeda	ance for paran	neter set C		
Differential internal resistance (CAN_H to CAN_L)	R _{DIFF_act_rec}	R _{i(actrec)}	active recessive phase input resistance	
Optional internal single-ended resistance	R _{SE_act_rec}	R _{i(dif)actrec}	active recessive phase differential input resistance	
Start time of active signal improvement phase	t _{act_rec_start}	t _{d(TXD-} busactrec)start	delay time from TXD to bus active recessive start	
End time of active signal improvement phase	t _{act_rec_end}	t _{d(TXD-} busactrec)end	delay time from TXD to bus active recessive end	
Start time of passive recessive phase	t _{pas_rec_start}	t _{d(TXD-} buspasrec)start	delay time from TXD to bus recessive end	
PMA voltage wake-up control timing			1	
CAN activity filter time, long/short	<i>t</i> _{Filter}	t _{wake(busdom)} t _{wake(busrec)}	bus dominant wake-up time bus recessive wake-up time	
Wake-up time-out	t _{Wake}	t _{to(wake)bus}	bus wake-up time-out time	
Wake-up pattern signaling	t _{Flag}	t _{startup(RXD)}	RXD start-up time	
		t _{startup(INH)}	INH start-up time	
		t _{startup(ERR_N)}	ERR_N start-up time	
		t _{startup}	start-up time	
Number of recessive bits before next SOF	l	1	1	
Number of recessive bits before a new SOF shall be accepted	n _{Bits_idle}	N _{bit(idle)}	number of idle bits before a SOF is accepted	
BitFilter in CAN FD data phase		1	1	
CAN FD data phase bitfilter (option 1)	PBitfilter_option1	t _{fltr(bit)dom}	dominant bit filter time	
CAN FD data phase bitfilter (option 2)	PBitfilter_option2	1		
HS-PMA bus biasing control timing		1	1	
Time-out for bus activity	t _{Silence}	t _{to(silence)}	bus silence time-out time	

Table 11. ISO 11898-2:2024 to NXP data sheet parameter conversion^[1]...continued

TJA1057 Product data sheet

Table 11. ISO 11898-2:2024 to NXP data sheet parameter conversion^[1]...continued

ISO 11898-2:2024		NXP data sheet	
Parameter	Notation	Symbol	Parameter
Bus bias reaction time	t _{Bias}	t _{d(busact-bias)}	bus bias reaction time

[1] A number of proprietary NXP parameters are equivalent to parameters defined in ISO 11898-2:2024, but use different symbols. This conversion table allows ISO parameters to be cross-referenced with their NXP counterparts. The NXP parameters are defined in the Static and Dynamic characteristics tables. The conversion table provides a comprehensive listing - individual devices may not include all parameters.

18 Revision history

 Table 12.
 Revision history

Document ID	Release date	Description
TJA1057 v.8.0	10 September 2024	 Product data sheet Modifications: ISO 11898-2:2016 upgraded to ISO 11898-2:2024 throughout <u>Section 2.1</u>: EMC compliance updated <u>Table 5</u>: SAE J2962-2:2019 V_{ESD} entries added <u>Table 8</u>: Formatting of CAN (FD) timing characteristics revised Original Figs. 3 and 4 combined in new single Figure 3 <u>Section 17</u>: cross-reference table updated
TJA1057 v.7.0	16 January 2023	Product data sheet
TJA1057 v.6.0	24 August 2017	Product data sheet
TJA1057 v.5.1	23 May 2016	Product data sheet
TJA1057 v.5.0	28 January 2016	Product data sheet
TJA1057 v.4.0	10 July 2015	Product data sheet
TJA1057 v.3.0	19 November 2014	Product data sheet
TJA1057 v.2.0	30 October 2013	Product data sheet
TJA1057 v.1.0	30 May 2013	Preliminaly data sheet; initial version

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>https://www.nxp.com</u>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

High-speed CAN transceiver

Suitability for use in automotive applications - This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace$ B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V.

Mantis — is a trademark of NXP B.V.

Contents

1	General description	1
2	Features and benefits	1
2.1	General	
2.2	Predictable and fail-safe behavior	2
2.3	Protection	2
2.4	TJA1057 CAN FD (applicable to all product	
	variants except TJA1057T)	2
3	Quick reference data	
4	Ordering information	3
5	Block diagram	
6	Pinning information	5
6.1	Pinning	5
6.2	Pin description	
7	Functional description	
7.1	Operating modes	
7.1.1	Normal mode	
7.1.2	Silent mode	
7.2	Fail-safe features	
7.2.1	TXD dominant time-out function	
7.2.2	Internal biasing of TXD and S input pins	
7.2.3	Undervoltage detection on pins VCC and	0
1.2.5	VIO (TJA1057GT(K)/3 and TJA1057BT(K)	
	variants)	7
7.2.4	Overtemperature protection	
7.2.4 7.2.5	VIO supply pip (T IA1057CT(K)/2 and	/
1.2.5	VIO supply pin (TJA1057GT(K)/3 and TJA1057BT(K) variants)	7
•		
8	Limiting values Thermal characteristics	
9		
10	Static characteristics	
11	Dynamic characteristics	
12	Application information	
12.1	Application diagrams	
12.2	Application hints	
13	Test information	
13.1	Quality information	
14	Package outline	
15	Handling information	
16	Soldering of SMD packages	18
16.1	Introduction to soldering	
16.2	Wave and reflow soldering	
16.3	Wave soldering	
16.4	Reflow soldering	
17	Appendix: ISO 11898-2:2024 parameter	
	cross-reference lists	
18	Revision history	23
	Legal information	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com